



# **Revisiting Keccak and Dilithium Implementations on ARMv7-M**

### in TCHES 2024, Issue 2

Authors: **Junhao Huang**, Alexandre Adomnicăi, Jipeng Zhang, Wangchen Dai, Yao Liu, Ray C. C. Cheung, Çetin Kaya Koç, Donglong Chen∗

September 5, 2024









# **01 Introduction**



### **1.1 Background**

**1.2 Target Platforms**

## **1.1.1 Quantum Computers**



**Quantum computers** are being developed rapidly. **Shor's algorithm** in quantum computers would break the existing **public-key cryptosystem (PKC)** in **polynomial time**.



This prompted the cryptographic community to search for **suitable alternatives** to traditional PKC.



NIST initiated a standardization project in 2016 to solicit, evaluate, and standardize the **post-quantum cryptographic algorithms (PQC).**

Table 1: Round 3 and Round 4 NIST PQC finalists



**Lattice-Based Cryptography (LBC)** is the most promising alternative in terms of security and efficiency:

- ➢ **Round 3:** 5 out of 7 candidates belong to LBC;
- ➢ **Round 4:** 3 out of 4 finalists belong to LBC.

## **1.1.3 LBC Core Operations**



**LBC core operations**

- ➢ **Symmetric cryptographic primitives: SHA-3;** ➢ **Polynomial multiplication: NTT/INTT, pointwise multiplication;**
- **1. Symmetric cryptographic primitives SHA-3** accounts for over **70% running-time**  according to pqm4. The state-of-the-art Keccak implementations on ARMv7-M is based on the **XKCP library [BDH+]** by Keccak team. The most related work [BK22] studied Keccak optimizations on AArch64. However, these techniques have not been applied to ARMv7-M yet.
- **2. (Inverse) Number Theoretic Transform (NTT) :** It is a generalization of the **classic discrete Fourier transform (DFT)** in finite fields. In brief, NTT can reduce the time complexity of multiplying two *n*-degree polynomial  $a = \sum a_i x^i$ ,  $b = \sum b_i x^i$  from  $O(n^2)$  down to  $O(nlog n)$ . The polynomial multiplication with NTT is performed as: **c=a\*b=INTT(NTT(a)** $\circ$ **NTT(b))** where  $\circ$  is **cheap pointwise multiplication.**

This work will revisit both **Keccak and polynomial multiplication of Dilithium** for further optimization potential.

## **1.2 Target Platforms: ARMv7-M**



### ❑ **ARM Cortex-M4: Relative high power, resource and memory IoT platform**

- ➢ NIST's reference 32-bit platform for evaluating PQC in IoT scenarios (a popular **pqm4** repository:<https://github.com/mupq/pqm4>);
- ➢ **1MB flash, 192KB RAM;**
- ➢ **14** 32-bit usable general-purpose registers, **32** 32-bit floating-point registers;
- ➢ **Inline barrel shifter operation:** e.g., add rd, rn, rm, asr #16, which can merge the addition and shifting operations in 1 instruction.
- ➢ SIMD (DSP) extensions: **uadd16, usub16** instructions perform addition and subtraction for two packed 16-bit vectors;
- ➢ **1-cycle** multiplication instructions: **smulw{b,t}, smul{b,t}{b,t};**
- ➢ Relative expensive **load/store** instructions: **ldr, ldrd, vldm.**

## **1.2 Target Platforms: ARMv7-M**



### ❑ **ARM Cortex-M3: Low resource IoT platform**

- ➢ **512KB flash, 96KB RAM;**
- ➢ **14** 32-bit usable general-purpose registers, **no** floating-point registers;
- ➢ **Inline barrel shifter operation**, e.g., **add rd, rn, rm, asr #16,** which can **merge the addition and shifting operations in 1 instruction.**
- ➢ Relative expensive **load/store** instructions: ldr, ldrd.
- ➢ No **SIMD extensions** and limited multiplication instructions: **mul, mla (1, 2 cycles).**
- ➢ **Non-constant time** full multiplication instructions: **umull, smull, umlal** and **small**; So the **constant-time 32-bit modular multiplication** is very expensive on Cortex-M3, which also leads to the **slow 32-bit NTT**.





# **02 Keccak Optimizations on ARMv7-M**



- **2.1 Keccak**
- **2.2 Existing Optimizations on ARMv7-M**
- **2.3 Keccak Optimizations on ARMv7-M**

## **2.1 Keccak**



### ❑ **Keccak permutation**

- Execak- $p[b, n_r]$ , where  $b = 1600$ ,  $n_r = 24$  in NIST standards.
- $\triangleright$  Each state A is represented as an array of 5  $\times$  5 lanes, each lane is  $w = 64$  bits.  $A[x, y]$ refers to the lane at position  $(x, y)$  and  $A[x, y, z]$  refers to the z-th bit of the lane.
- $\triangleright$  Keccak-p is an iterated permutation where each round consists of five consecutive operations  $\theta$ ,  $\rho$ ,  $\pi$ ,  $\chi$  and *t*, where  $\chi$  is the only non-linear operation.

```
# b refers to the permutation width while nr refers to the number of rounds
  keccak-p[b,nr](A):
ä
    A = roundperm(A, RC[i])for i in 0..nr-1
ä.
    return A
  # r[x, y] refer to rotation offsets while RC refers to the round constant
  roundperm(A, RC):
   # theta step
8
    C[x] = A[x,0] xor A[x,1] xor A[x,2] xor A[x,3] xor A[x,4] for x in 0..4
ö
   D[x] = C[x-1] xor rot (C[x+1], 1)for x in 0.410
                                                    for (x,y) in (0..4,0..4)A[x,y] = A[x,y] xor D[x]11# rho and pi step
12
   B[y, 2*x+3*y] = rot(A[x, y], r[x, y]) for (x, y) in (0..4, 0..4)13.
   # chi step
14A[x,y] = B[x,y] xor ((not B[x+1,y]) and B[x+2,y]) for (x,y) in (0..4,0..4)15
   # iota step
16A[0,0] = A[0,0] xor RC
17
    return A
18
```
Listing 1: Pseudo-code of the Keccak-p cryptographic permutation.

## **2.2 Existing Optimizations on ARMv7-M**



### ❑ **Bit interleaving**

- ➢ To store 1600-bit Keccak state on 32-bit ARMv7-M, we need **50 32-bit registers**, which is not enough on ARMv7-M and requires expensive **memory accesses** to load the state.
- ➢ Bit interleaving technique consists of storing bits **at odd positions in one 32-bit register, and bits at even positions in another**. In this way, **the 64-bit rotations** can be easily handled by **two separate 32-bit rotations**.

### ❑ **In-place processing**

- $\triangleright$  The in-place processing means that it is possible to store all processed data back into the same memory location it was loaded from.
- ➢ The Keccak designers proposed a method that will return to its initial memory location after **4 rounds**.

### ❑ **Performance analysis**



These instructions theoretically takes  $250 \times 24 = 6000$  cycles on ARMv7-M. However, the state-of-the-art Keccak- $p[1600, \cdot]$  from XKCP requires 12969 cycles, meaning that around **54% of cycles are spent in memory accesses.**

## **2.3 Keccak Optimizations on ARMv7-M**



#### ❑ **Pipelining memory access**

- ➢ The original **xor5** macro (listing 2) from XKCP [CDH+] **suffers memory access pipeline stalls.** We manage to relax **the register pressure and group 5 ldr instructions**  together (listing 3), which saves **3 cycles** per macro call.
- ➢ We also reordered some other instructions throughout the code. Notably, we moved **str instructions after multiple ldr instructions** as much as possible.



Listing  $2:$ Original  $ARMv7-$ M assembly code from  $[BDH^+]$  to compute half a parity lane. Loads from memory are not fully grouped and thus not optimally pipelined on M3 and M4 processors.



Listing 3: ARMv7-M assembly code after optimization to compute half a parity lane. Loads from memory are now fully grouped and thus optimally pipelined on M3 and M4 processors.

## **2.3 Keccak Optimizations on ARMv7-M**



### ❑ **Lazy rotations**

- ➢ The original XKCP implementation makes use of **explicit rotations for the ρ step**  through **ror** instructions, which requires **47** such instructions per round.
- ➢ Recently, Becker and Kannwischer [BK22] proposed that one can omit **these explicit**  rotations using lazy rotations and defer the explicit rotations until the  $\theta$  step in the **next round** (i.e. rotating the second operands using the **inline barrel shifter**) on AArch64.
- ➢ Inspired by [BK22], we first utilize the **inline barrel shifter instruction on ARMv7-M**  to **merge the xor and ror instructions,** which also helps to reduce some cycles.
- ➢ We proposed **two variants of Keccak implementation** considering the code size effect.
	- ➢ One has better performance but requiring larger code size: **lazy rotations for all rounds.**
	- ➢ One has smaller code size and an acceptable performance: **lazy rotations for three-quarters of the rounds.**



## **03 Dilithium Optimizations on ARMv7-M**



**3.1 CRYSTAL-Dilithium**

**3.2 Efficient Multi-moduli NTT for** 

**3.3 Efficient 16-bit for**  $cs_i$  **and**  $ct_i$ 

## **3.1.1 CRYSTAL-Dilithium**



### ❑ **CRYSTAL-Dilithium**

- ➢ **One out of three DSAs standardized by NIST (FIPS-204).**
- ➢ Its hardness is based on MLWE and MSIS problems.

### $\triangleright$  Parameters:  $n = 256$ ,  $q = 8380417 < 2^{23}$ ,  $Z_{8380417}[X]/(X^{256} + 1)$ .

Algorithm 2 Dilithium signature generation (sign) [DKL+18]

Input: Secret key  $sk$  and message  $M$ Output:  $\sigma = (\tilde{c}, \mathbf{z}, \mathbf{h})$ 1:  $\mathbf{A} \in R_q^{k \times \ell}$  = ExpandA( $\rho$ )  $\triangleright$  **A** is generated and stored in NTT representation as  $\hat{\mathbf{A}}$ 2:  $\mu \in \{0,1\}^{512} := H(tr||M)$ 3:  $\kappa := 0$ ,  $(\mathbf{z}, \mathbf{h}) := \perp$ 4:  $\rho' \in \{0, 1\}^{512} := H(K||\mu)$  (or  $\rho' \leftarrow \{0, 1\}^{512}$  for randomized signing) 5: while  $(\mathbf{z}, \mathbf{h}) = \perp$  do  $\triangleright$  Pre-compute  $\hat{\mathbf{s}}_1 := \text{NTT}(\mathbf{s}_1), \hat{\mathbf{s}}_2 := \text{NTT}(\mathbf{s}_2)$ , and  $\hat{\mathbf{t}}_0 := \text{NTT}(\mathbf{t}_0)$ 6:  $\mathbf{y} \in \tilde{S}_{\gamma_1}^{\ell} := \text{ExpandMask}(\rho', \kappa)$  $\triangleright$  **w** := INTT( $\hat{\mathbf{A}}$  · NTT( $\mathbf{y}$ )) 7:  $\mathbf{w} := \mathbf{A}\mathbf{y}$ s:  $\mathbf{w}_1 := \text{HighBits}_q(\mathbf{w}, 2\gamma_2)$ 9:  $\tilde{c} \in \{0, 1\}^{256} := H(\mu || \mathbf{w}_1)$ 10:  $c \in B_\tau := \text{SampleInBall}(\tilde{c})$  $\triangleright$  Store c in NTT representation as  $\hat{c} = \text{NTT}(c)$  $\triangleright$  Compute  $cs_1$  as INTT $(\hat{c} \cdot \hat{s}_1)$ 11:  $z := y + cs_1$ 12:  $\mathbf{r}_0 := \text{LowBits}_0 (\mathbf{w} - c\mathbf{s}_2, 2\gamma_2)$  $\triangleright$  Compute  $cs_2$  as INTT $(\hat{c} \cdot \hat{s}_2)$ if  $||\mathbf{z}||_{\infty} \geq \gamma_1 - \beta$  or  $||\mathbf{r}_0||_{\infty} \geq \gamma_2 - \beta$ , then  $(\mathbf{z}, \mathbf{h}) := \perp$ 13: else  $14:$  $\mathbf{h} := \text{MakeHint}_{q}(-ct_0, \mathbf{w} - c\mathbf{s}_2 + ct_0, 2\gamma_2)$   $\triangleright$  Compute  $ct_0$  as INTT  $(\hat{c} \cdot \hat{\mathbf{t}}_0)$  $15:$ if  $||ct_0||_{\infty} \geq \gamma_2$  or the # of 1's in h is greater than  $\omega$ , then  $(\mathbf{z}, \mathbf{h}) := \perp$ 16:  $\kappa := \kappa + \ell$  $17:$ 18: return  $\sigma = (\tilde{c}, \mathbf{z}, \mathbf{h})$ 

# **3.1.2 Polynomial multiplication of Dilithium**

### $\Box$  Small polynomial multiplications:  $cs_i$ ,  $ct_i$

- $\triangleright$  In Dilithium signature generation and verification, there exists a **small polynomial** c with at most  $\tau$  nonzero coefficients ( $\pm$ 1) and the rest of coefficients are 0.
- $\triangleright$  The coefficient range of  $s_i$  is  $[-η, η]$ , then the coefficients of the product  $cs_i$  are smaller than  $\beta = \tau \cdot \eta$  (smaller than 16-bit).
- $\triangleright$  The coefficient range of  $t_i$  is smaller than  $2^{12}$  or  $2^{10}$ , then the coefficients of the product  $ct_i$  are smaller than  $\beta' = \tau \cdot 2^{12}$  or  $\beta' = \tau \cdot 2^{10}$  (bigger than 16-bit).
- $\triangleright$  According to [CHK+21, Section 2.4.6], these kinds of polynomial multiplications can be treated as multiplications over  $Z_{q'}[X]/(X^n + 1)$  with a large prime modulus  $q' > 2\beta$  or  $q' > 2\beta'$ . In sum, we can use 16-bit NTT for  $c s_i$  and 32-bit NTT for  $c t_i$ .





# **3.1.3 16-bit NTT vs 32-bit NTT on Cortex-M3**

### ❑ **16-bit NTT vs 32-bit NTT on Cortex-M3**

- ➢ **Cortex-M3** does not have **constant-time full multiplication,** which may lead to insecure 32-bit modular multiplication implementation (side-channel attack).
- ➢ The constant-time 32-bit modular multiplication in [GKS20] takes **6-8 instructions**.
- ➢ The constant-time 32-bit CT butterfly takes in [GKS20] **19 instructions, compared to 5 instructions for 16-bit CT butterfly;**
- $\triangleright$  The 16-bit NTT with Plantard arithmetic in [HZZ+23] is at least  $2~3 \times$  faster than **32-bit NTT in [GKS20] on Cortex-M3.**



Constant-time 32-bit multiplication implementation on Cortex-M3 [GKS20]

## **3.2 The Proposed**  , **Implementations**



### □ **NTT** over 769 for  $c s_i$

- $\triangleright$  The coefficient range of  $s_i$  is  $[-η, η]$ , then the coefficients of the product  $cs_i$  are smaller than  $\beta = \tau \cdot \eta = 78$ , 196 and 120 for three security levels. [AHKS22] used **FNT** over **257** for Dilithium2 and Dilithium5, and used **NTT over 769** for Dilithium3.
- ➢ **On Cortex-M4:** We reuse **FNT over 257** for Dilithium2 and Dilithium5, and optimize **NTT over 769 with Plantard arithmetic.**
- ➢ **On Cortex-M3:** We reuse **NTT over 769 with Plantard arithmetic** for all Dilithium variants, because we can then combine it with multi-moduli NTT.

### ❑ **Multi-moduli NTT for**

- $\triangleright$  The coefficient range of  $t_i$  is 2<sup>12</sup> or 2<sup>10</sup>, then the coefficients of the product  $ct_i$  are smaller than  $\beta' = \tau \cdot 2^{12} = 245760$ ,  $q' > 2\beta' = 491520$ . We choose a composite modulus  $q' = 769 \times 3329 = 2560001$  and perform multiplications over  $Z_{q'}[X]/(X)$  $(X^n + 1)$ .
- ➢ **On Cortex-M4:** The 16-bit NTT and 32-bit NTT has not much differences. So we cannot use multi-moduli NTT for  $ct_i$  on Cortex-M4.
- $\triangleright$  **On Cortex-M3:** We optimize  $ct_i$  with the **multi-moduli NTT** over the  $q' = 769 \times$ **for all three Dilithium variants and separately optimize the 16-bit NTT over 769 and 3329 with Plantard arithmetic.**

## **3.2.1 Efficient Multi-moduli NTT for** *ct***<sub>i</sub>**



### $\Box$  **Multi-moduli NTTs for**  $ct_i$  **on Cortex-M3**

 $\mathbb{Z}_{q_0q_1}\cong\mathbb{Z}_{q_0}\times\mathbb{Z}_{q_1};$  $\mathbb{Z}_{q_0}[X]/(X^{256}+1) \cong \mathbb{Z}_{q_0}[X]/(X^2-\zeta_0^j), j=1,3,5,\ldots,255;$  $\mathbb{Z}_{q_1}[X]/(X^{256}+1) \cong \mathbb{Z}_{q_1}[X]/(X^2-\zeta_1^j), j=1,3,5,\ldots,255;$ 

## **3.2.1 Efficient Multi-moduli NTT for** *ct***<sub>i</sub>**



### $\Box$  **Multi-moduli NTTs for**  $ct_i$  on Cortex-M3

Algorithm 4 Multi-moduli NTT for computing 32-bit NTT on Cortex-M3 Input: Declare arrays: int32 t c 32[256], t 32[256], tmp 32[256], res 32[256] Input: Declare pointers:<br>  $\begin{cases}\n\text{int16\_t *c1_16=(int16\_t*)c_232;} \\
\text{int16\_t *c1_16=(int16\_t*)c_232[128]} \\
\text{int16\_t *t1_16=(int16\_t*)c_232[128]} \\
\text{int16\_t *t1_16=(int16\_t*)c_232[128]} \\
\text{int16\_t *tmp1_16=(int16\_t*)cmp_232[128]} \\
\text{int16\_t *tmp1_16=(int16\_t*)cmp_232[1$ 1: c1\_16[256]  $\leftarrow c$ , ch\_16[256]  $\leftarrow c$   $\triangleright$  Pre-store c in the bottom and top halves of c 32 as 16-bit arrays 2: t1 16[256]  $\leftarrow t$ , th 16[256]  $\leftarrow t$   $\triangleright$  Pre-store t in the bottom and top halves of t\_32 as 16-bit arrays 3:  $c1_16[256] = NTT_{q_0}(c1_16)$  $\triangleright \hat{c}_0 = \text{NTT}_{g_0}(c)$  $\triangleright \hat{c}_1 = \mathrm{NTT}_{q_1}(c)$ 4: ch\_16[256] =  $\text{NTT}_{q_1}(\text{ch}\_16)$  $\triangleright \hat{t}_0 = \text{NTT}_{q_0}(t)$ 5:  $t1_16[256] = NTT_{g_0}(t1_16)$  $\triangleright \hat{t}_1 = \text{NTT}_{q_1}(t)$ 6: th\_16[256] =  $\text{NTT}_{q_1}(\text{th}\_16)$  $\triangleright \hat{c}_0 \cdot \hat{t}_0 = \text{basemul}_{q_0}(\hat{c}_0, \hat{t}_0)$ 7:  $\text{tmp1}_16[256] = \text{basemul}_{q_0}(c1_16, t1_16)$  $\triangleright \hat{c}_1 \cdot \hat{t}_1 = \text{basemul}_{q_1}(\hat{c}_1, \hat{t}_1)$ 8: tmph\_16[256] = basemul<sub>a</sub> (ch\_16, th\_16)  $\triangleright$  INTT<sub>q<sub>0</sub></sub> $(\hat{c}_0 \cdot \hat{t}_0)$ 9: tmpl\_16[256] =  $INTT_{q_0}$ (tmpl\_16)  $\triangleright$  INTT<sub>q<sub>1</sub></sub> $(\hat{c}_1 \cdot \hat{t}_1)$ 10: tmph\_16[256] =  $INTT_{q_1}$ (tmph\_16)  $\triangleright \text{CRT}(\text{INITT}_{q_0}(\hat{c}_0 \cdot \hat{t}_0), \text{INTT}_{q_1}(\hat{c}_1 \cdot \hat{t}_1))$ 11:  $res_32[256] = CRT(tmp1_16, tmph_16)$ 12: return res\_32

## **3.2.2 Efficient 16-bit NTT for**  $cs_i$  **and**  $ct_i$



### ❑ **Efficient 16-bit NTT with Plantard arithmetic on Cortex-M3 [HZZ+23]**

- ➢ The 16×32-bit multiplication is implemented with **mul** instruction, and the effective result lies in the **higher 16-bit of .** We can merge the **addition and shiftting operation** using the inline barrel shifter operation as in Step 3 of Algorithm 4.
- ➢ The Plantard implementation is **1-multiplication faster than the Montgomery's.**
- ➢ **No modular reduction in INTT over 769 and 3329 at all.**

Algorithm 3 Plantard multiplication with enlarged input range Input: Two signed integers  $a, b$  such that  $ab \in [q2^l - q2^{l+\alpha}, 2^{2l} - q2^{l+\alpha}), q < 2^{l-\alpha-1}, q' = q^{-1} \mod \pm 2^{2l}$ **Output:**  $r = ab(-2^{-2l}) \mod^{\pm} q$  where  $r \in \left[-\frac{q+1}{2}, \frac{q}{2}\right)$ 1:  $r = \left[\left(\left[ [abq']_{2l}\right]^l + 2^{\alpha} \right)q\right]^l$  $2:$  return  $i$ 

Algorithm 5 Efficient Plantard multiplication by a constant for 16-bit modulus  $q_i$  on Cortex-M3  $[HZZ^+23]$ 

**Input:** Two signed integers a, b such that  $a \in (q_i 2^{16} - q_i 2^{16 + \alpha_i}, 2^{32} - q_i 2^{16 + \alpha_i})$ , a precomputed 32-bit integer  $bq'_i$  where b is a constant and  $q'_i = q_i^{-1} \mod \stackrel{+}{2} 3^{2}$ **Output:**  $r = ab(-2^{-32}) \mod^{\pm} q_i$ 1:  $bq'_i \leftarrow bq_i^{-1} \mod 2^{32}$  $\triangleright$  precomputed 2: mul  $r, a, bq'$ 3: add  $r, 2^{\alpha_i}$ ,  $r$ , asr#16 4: mul  $r, r, q_i$ 5:  $\arctan r, r, \#16$  $6:$  return  $r$ 

## **3.2.2 Efficient 16-bit NTT for**  $cs_i$  **and**  $ct_i$



### ❑ **The explicit CRT implementation with Plantard arithmetic**

Find the constant  $m_1 = q_0^{-1} \mod \frac{1}{q_1}$  in CRT computation can be precomputed as  $(m'_1 = m_1 \cdot m'_2)$  $-2^{32} \mod q_1 \cdot (q_1^{-1} \mod 2^{32}) \mod 2^{32}$  and **speeded up with the efficient Plantard multiplication by a constant.**

➢ The implementation is **1-multiplication faster than the Montgomery's.**

Algorithm 6 The explicit CRT with Plantard arithmetic on Cortex-M3

Input:  $u_0 = u \bmod q_0, u_1 = u \bmod q_1, m_1 = q_0^{-1} \bmod^{\pm} q_1, m_1' = m_1 \cdot (-2^{32} \bmod q_1)$ .  $(q_1^{-1} \mod 2^{32}) \mod 2^{32}, q_1 2^{\alpha_1} < 2^{15}$ **Output:**  $u = u_0 + ((u_1 - u_0)m_1 \bmod^{\pm} q_1)q_0$ 1: sub  $t, u_1, u_0$ 2: mul  $t, t, m_1'$ 3:  $\text{add } t, 2^{\alpha_1}, t, \text{asr#16}$ 4: mul  $t, t, q_1$  $\triangleright t \leftarrow (u_1 - u_0) m_1 \bmod^{\pm} q_1$ 5: asr  $t, t, \#16$ 6: mla  $u, t, q_0, u_0$  $D u \leftarrow u_0 + t u_0$ 7:  $return u$ 



## **04 Results and Conclusions**



- **4.1 Results and Comparisons**
- **4.2 Conclusions**
- **4.3 References**

## **4.1 Results and Comparisons**



### ❑ **Keccak results**

- ➢ **Setup: Cortex-M3: ATSAM3X8E; Cortex-M4: STM32F407VG.**
- ➢ The pipelining memory access optimization results in **17.13% and 12.84%** speedups on Cortex-M3 and M4, respectively.
- ➢ When combined with the **lazy rotation** technique, we achieve up to **24.78% and 21.4%**  performance boosts on Cortex-M3 and M4, respectively.

Ref.	Implementation characteristics*		Speed (clock cycles)		Code size	${\bf RAM}$
	1dr/str	lazy ror	$\overline{\mathrm{M}3}$	M <sub>4</sub>	(bytes)	(bytes)
<b>XKCP</b>	mostly grouped	Х	13015	11725	5576	264
This work	grouped	Х	10785	10219	5772	264
	grouped	$\checkmark$ (3/4)	9981	9415	6556	264
	grouped	$\sqrt{(4/4)}$	9789	9218	9536	264

Table 2: Keccak-p[1600, 24] benchmark on Cortex-M3 and M4.

\*All listed implementations take advantage of the in-place processing and bit-interleaving techniques.



### ❑ **NTT results on Cortex-M3**

- ➢ Using the Plantard arithmetic, the **16-bit NTT, INTT, and pointwise multiplication** on Cortex-M3 are **4.22×, 4.29×, and 2.14× faster** than the constant-time 32-bit NTT, INTT, and pointwise multiplication in [GKS20], respectively. Compared to the 32-bit variable-time NTT, INTT, and pointwise multiplication, the speed ups are **2.48×, 2.46×, and 1.24×,** respectively.
- ➢ The **proposed multi-moduli NTT, INTT and pointwise multiplication** implementations yield **52.76%** ∼ **54.76%** performance improvements compared to the constant-time 32-bit NTT in [GKS20]. And over **19.47% and 19.07% speed-ups**  compared with the variable-time 32-bit NTT and INTT in [GKS20].





### ❑ **Dilithium results on Cortex-M3**



Table 5: Performance of Dilithium on Cortex-M3. Averaged over 1000 executions.





### ❑ **Kyber and Dilithium hash profiling on Cortex-M4**

Table 6: Performance and hash profiling of Kyber and Dilithium on the Cortex-M4 using the pqm4 framework. Averaged over 1000 executions.



## **4.2 Conclusions**



### ❑ **Optimized Keccak and Dilithium on ARMv7-M**

- ➢ We significantly improved Keccak's efficiency using two optimized techniques on ARMv7-M.
- ➢ We explored efficient multi-moduli NTT and small NTT implementation with Plantard arithmetic for Dilithium on Coretx-M3.
- ➢ Open-source [\(https://github.com/UIC-ESLAS/Dilithium-Multi-Moduli](https://github.com/UIC-ESLAS/Dilithium-Multi-Moduli) ) and merge into pqm4 ( $PR#254$  and  $PR#338$ ).

## **4.3 References**



[BDH+] Guido Bertoni, Joan Daemen, Seth Hoffert, Michaël Peeters, Gilles Van Assche,and Ronny Van Keer. XKCP: eXtended Keccak Code Package.https://github.com/XKCP/XKCP. commit 7fa59c0. [BK22] Hanno Becker and Matthias J. Kannwischer. Hybrid Scalar/Vector Im-plementations of Keccak and SPHINCS+ on AArch64. In Takanori Isobeand Santanu Sarkar, editors,Progress in Cryptology – INDOCRYPT 2022,pages 272–293, Cham, 2022. Springer International Publishing.https://eprint.iacr.org/2022/1243.

[CHK+21] Chi-Ming Marvin Chung, Vincent Hwang, Matthias J. Kannwischer, GregorSeiler, Cheng-Jhih Shih, and Bo-Yin Yang. NTT Multiplication for NTT-unfriendly Rings New Speed Records for Saber and NTRU on Cortex-M4 andAVX2.IACR Trans. Cryptogr. Hardw. Embed. Syst., 2021(2):159– 188, 2021.

[HZZ+23] Junhao Huang, Haosong Zhao, Jipeng Zhang, Wangchen Dai, Lu Zhou, RayC. C. Cheung, Çetin Kaya Koç, and Donglong Chen. Yet another Improvementof Plantard Arithmetic for Faster Kyber on Low-end 32-bit IoT Devices. IEEE Transactions on Information Forensics and Security, 2024.

[AHKS22] Amin Abdulrahman, Vincent Hwang, Matthias J. Kannwischer, and AmberSprenkels. Faster Kyber and Dilithium on the Cortex-M4. In Giuseppe Atenieseand Daniele Venturi, editors,Applied Cryptography and Network Security -20th International Conference, ACNS 2022, Rome, Italy, June 20-23, 2022,Proceedings, volume 13269 ofLecture Notes in Computer Science, pages 853–871.Springer, 2022.

[GKS20]Denisa O. C. Greconici, Matthias J. Kannwischer, and Amber Sprenkels.Compact Dilithium Implementations on Cortex-M3 and Cortex-M4.IACRTrans. Cryptogr. Hardw. Embed. Syst., 2021(1):1–24, Dec. 2020





### Thanks for listening!

