



# On Modular Arithmetic and Polynomial Multiplication in Lattice-based Cryptography

-- Doctoral Defense for the PhD of HKBU

PhD Candidate: Junhao HUANG (黄军浩)

Supervisor: Dr. Donglong CHEN

03/06/2025

### **Outline**



01

Introduction

02

**Improved Plantard Arithmetic** 

**Efficient LBC on IoT Devices** 

 $\lceil 04 \rfloor$ 

Efficient Side-Channel Secure LBC on IoT Devices



**Conclusions** 



# 01


## Introduction

- 1.1 Background
- 1.2 Lattice-based Cryptography
- 1.3 Contributions

# 1.1.1 Quantum Computers



Quantum computers are being developed rapidly. Shor's algorithm in quantum computers would break the existing public-key cryptosystem (PKC) in polynomial time.



This prompted the cryptographic community to search for **suitable alternatives** to traditional PKC.

# 1.1.2 Post-quantum Cryptography



NIST initiated a standardization project in 2016 to solicit, evaluate, and standardize the **post-quantum cryptographic algorithms (PQC).** Chinese ICCS started to call for commercial PQC standardization in 2025 [1].

Table 1: Round 3 and Round 4 NIST PQC finalists

Round	Round 3		Round 4		
Types	KEM	DSA	KEM	DSA	
Schemes	Kyber	Dilithium	Kyber (ML-KEM)	Dilithium (ML-DSA)	
	Saber	Falcon	-	Falcon (FN-DSA)	
	NTRU	Rainbow	-	Sphincs+ (SLH-DSA)	
	Classic McEliece	-	-	-	

Lattice-Based Cryptography (LBC) is the most promising alternative in terms of security and efficiency. Therefore, we will focus on LBC.

# 1.1.3 Internet of Things



The **Internet of Things (IoT)** is pervasive in many aspects of modern life, such as smart healthcare, smart transportation, industrial IoT, smart tourism, and wearable technology.





Table 2: Number of Internet of Things (IoT) connected devices worldwide (billion) from 2019 to 2021



It requires huge effort to protect billions of IoT devices from the threat of quantum computing.

# 1.1.4 PQC on the IoT: Challenges



The IoT devices are distinct from the traditional CPUs.




Figure 1.1: Four major limitations of IoT devices

Challenges: explore the efficient, lightweight and secure LBC implementation tailored for heterogeneous IoT devices.

# 1.2.1 Lattice-based Cryptography



Lattice-based cryptography relies on the computational difficulty of lattice:

$$\mathcal{L}(b_1, \dots, b_m) = \{ \sum_{i=1}^m x_i b_i, x_i \in \mathbb{Z} \}$$

, where  $b_1, ..., b_m$  are basis vectors. The lattice can be expressed as the sum of  $x_i b_i$ .

The hardness of two LBC finalists **Kyber and Dilithium** are based on the **MLWE** and **MSIS** problems:

- Module Short Integer Solution (MSIS): Given an  $n \times m$  lattice  $A \in \mathbb{Z}_q^{n \times m}$ , find a nonzero short integer vector  $\mathbf{x} \in \mathbb{Z}^m$  satisfying  $A\mathbf{x} = \mathbf{0} \mod q$ .
- Module Learning with Errors (MLWE): Given an  $n \times m$  lattice  $A \in \mathbb{Z}_q^{n \times m}$  and a randomly generated sample e, recover  $s \in \mathbb{Z}_q^n$  from  $(A, A^T s + e \mod q)$ .

# 1.2.2 LBC Core Operations and Structure



- ☐ Time and memory consuming operations
  - ➤ Polynomial sampling: SHA-3 (Keccak, 70% of running time)
  - $\triangleright$  Polynomial multiplication: NTT/INTT (O(nlogn) & modular arithmetic);
  - ➤ Matrix-vector product: large memory consumption.





Figure 1.2: An overall structure of the LBC schemes

# 1.2.3 Cryptographic Engineering



☐ Cryptography deployment in real-world devices



# 1.3.1 Optimizations Overview



Memory optimizations & Side-channel protection					
Secret-related operations Matrix-Vector Product Protocols					
Constant-time Masking implementation technique	e Other main steps in LBC protocols	571			
Polynomial Multiplic	ation	Polynomial Sampling	Arm® Cortex®-M4		
NTT INTT N	NTT INTT Multi-moduli NTT Keccak Permutat				
Modular Arithmetic					
Modular multiplication by a constant Modular multiplication/reduction					
Montgomery Barrett reduction	Plantard arithmetic	Specialized reduction			

## 1.3.2 Contributions



The contributions of this thesis are summarized as follows:

# **Objective Achieved**

#### 1. Improved Plantard arithmetic tailored for LBC.

- Two improvements for Plantard arithmetic tailored for LBC;
- > Two variants of correctness proofs, demonstrating its robustness;
- > Excellent merits over the state-of-the-art modular arithmetic.

Mathematical Improvement & Efficiency

**Implementation Efficiency &** 

**Security** 

#### 2. Faster Plantard arithmetic, NTT, Keccak and LBC implementations.

- ➤ Faster Plantard arithmetic implementation on IoT platforms;
- ➤ Optimized 16-bit NTT and multi-moduli NTT implementations with Plantard arithmetic;
- > Optimized Keccak permutation on the 32-bit ARMv7-M (over 20% speedups);
- State-of-the-art Kyber, NTTRU, and Dilithium implementations on the target platforms.

#### 3. Efficient, lightweight and side-channel secure Raccoon implementations.

- Optimized the multi-moduli NTT of the 32-bit NTTs with Montgomery arithmetic;
- > Time complexity reduction of the masking gadgets;
- Memory optimizations to enable high-order Raccoon on memory-constrained IoT devices.

Implementation
Efficiency &
Security &
Lightweight



# **1**02

## **Improved Plantard Arithmetic**

- 2.1 State-of-the-art Modular Arithmetic
- **2.2 Improved Plantard Arithmetic**
- 2.3 Further Improvement of Plantard Arithmetic
- 2.4 Another Variant of Plantard Arithmetic
- 2.5 Comparisons

### 2.1.1 State-of-the-art Modular Arithmetic



#### □ State-of-the-art modular arithmetic, i.e., $a \times b \% q$

Both Montgomery (1985) and Barrett multiplication (1986) for l-bit modulus (l = 16 or 32):

- > need 3 multiplications;
- $\triangleright$  use the product  $c = a \times b$  twice;
- > support signed inputs in a large domain, which enable a lazy reduction strategy

# **Algorithm 1** Signed Montgomery multiplication

Input: Constant  $\beta=2^I$  where I is the machine word size, odd q such that  $0< q< \frac{\beta}{2}$ , and operand a,b such that  $-\frac{\beta}{2}q\leq ab< \frac{\beta}{2}q$ 

Output:  $r \equiv ab\beta^{-1} \mod q, r \in (-q, q)$ 

1: 
$$c = c_1 \beta + c_0 = a \cdot b$$

2: 
$$m = c_0 \cdot q^{-1} \mod^{\pm} \beta$$

3: 
$$r = c_1 - |m \cdot q/\beta|$$

4: return r

# **Algorithm 2** Barrett multiplication

Input: Operand a,b such that  $0 \le a \cdot b < 2^{2l'+\gamma}$ , the modulus q satisfying  $2^{l'-1} < q < 2^{l'}$ , and the precomputed constant  $\lambda = \left|2^{2l'+\gamma}/q\right|$ 

**Output:**  $r \equiv a \cdot b \mod q, r \in [0, 3q]$ 

1: 
$$c = a \cdot b$$

2: 
$$t = \lfloor (c \cdot \lambda)/2^{2l'+\gamma} \rfloor$$

3: 
$$r = c - t \cdot q$$

4: return r

# 2.1.2 Original Plantard Arithmetic



#### ☐ Plantard's seminal word-size modular arithmetic

Algorithm 15 Original Plantard multiplication [92]

**Input:** Unsigned integers  $a, b \in [0, q], q < \frac{2^l}{\phi}, \phi = \frac{1+\sqrt{5}}{2}, q' \equiv q^{-1} \mod 2^{2l}$ , where l is the machine word size

**Output:**  $r \equiv ab(-2^{-2l}) \mod q$  where  $r \in [0, q]$ 

1: 
$$r = \left[ \left( \left[ \left[ abq' \right]_{2l} \right]^l + 1 \right) q \right]^l$$

 $\triangleright bq'$  could be precomputed when b is constant

2: return r

 $||[a]|_l \leftarrow a \mod 2^l, [a]^l \leftarrow a \gg l,$ 

#### Plantard multiplication:

#### **Pros:**

➤ When one of the operands (b) is fixed, it is one multiplication fewer than Montgomery arithmetic. (Suitable for NTT computation!)

#### Cons:

- $\triangleright$  Introduces an  $l \times 2l$ -bit multiplication bq'. (Only suitable on specific platforms)
- $\triangleright$  only supports unsigned integers in a small domain [0, q]. (How to support signed integers in a larger input range?)

# 2.2 Improved Plantard Arithmetic



- ☐ Improved Plantard arithmetic (TCHES2022)
- Figure 1.2 Tailored for LBC word size moduli: proposed a new modulus restriction  $q < 2^{l-\alpha-1}$  by introducing a small integer  $\alpha > 0$ ; provided two versions of correctness proof.
  - > Following the proof of the original Plantard arithmetic paper.
  - ➤ The CRT interpretation from Prof. Guangwu Xu[2].
- $\triangleright$  Larger input range: from unsigned integers [0, q] to signed integers in  $[-q2^{\alpha}, q2^{\alpha}]$ ;
- > Smaller output range: from [0, q] signed integer in  $[-\frac{q+1}{2}, \frac{q}{2})$ ;
- ▶ Inherent advantage: when b is a constant, it can save one multiplication by precomputing  $bq' \mod 2^{2l}$ .

Algorithm 16 Improved Plantard multiplication

**Input:** Two signed integers  $a, b \in [-q2^{\alpha}, q2^{\alpha}], q < 2^{l-\alpha-1}, q' = q^{-1} \mod^{\pm} 2^{2l}$ 

**Output:**  $r = ab(-2^{-2l}) \mod^{\pm} q$  where  $r \in [-\frac{q+1}{2}, \frac{q}{2})$ 

1: 
$$r = \left[ \left( \left[ (abq')_{2l} \right]^l + 2^{\alpha} \right) q \right]^l$$

2: return r

- [1] **Junhao Huang**, Jipeng Zhang, et al\*. Improved Plantard Arithmetic for Lattice-based Cryptography[J]. *IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)*, 2022, 2022(4): 614-636.
- [2] Yanze Yang, Yiran Jia, and Guangwu Xu. On modular algorithms and butterfly operations in number theoretic transform. Cryptology ePrint Archive,2024.

# 2.3 Further Improvement of Plantard **Arithmetic**



#### ☐ Plantard arithmetic with larger input range (TIFS2024)

- ➤ The improved Plantard multiplication Algorithm 17 Plantard multiplication with enlarged input range supports signed inputs in  $[-q2^{\alpha}, q2^{\alpha}] \in (-2^{l-1}, 2^{l-1})$ , i.e., the product of  $ab \in (-2^{2l-2}, 2^{2l-2})$ .
- Further extend the input range to  $ab \in [q2^{l} - q2^{l+\alpha}, 2^{2l} - q2^{l+\alpha}).$ (refer the correctness proof to the thesis)
- For Kyber, when b is a constant, the previous range of  $a \in [-64q, 64q]$ . After the improvement, the range of a is increased up to  $a \in$  $[-137q, 230q], 2.14 \times larger.$

**Input:** Two signed integers a, b such that  $ab \in [q2^l - q2^{l+\alpha}, 2^{2l} - q2^{l+\alpha}), q < q$  $2^{l-\alpha-1}$ ,  $a'=a^{-1} \bmod^{\pm} 2^{2l}$ **Output:**  $r = ab(-2^{-2l}) \mod^{\pm} q$  where  $r \in [-\frac{q+1}{2}, \frac{q}{2}]$ 1:  $r = \left[ \left( \left[ \left[ abq' \right]_{2l} \right]^l + 2^{\alpha} \right) q \right]^l$ 

$$a_{max} < (2^{2l} - q2^{l+\alpha})/b_{max}$$

$$= (2^{32} - 3329 \times 2^{19})/3328 \approx 230.13q.$$

$$a_{min} > (q2^{l} - q2^{l+\alpha})/b_{max}$$

$$= (3329 \times 2^{16} - 3329 \times 2^{19})/3328 \approx -137.85q.$$

[1] Junhao Huang, Haosong Zhao, Jipeng Zhang, Wangchen Dai, Lu Zhou, Ray CC Cheung, Cetin Kaya Koc, Donglong Chen\*. Yet another Improvement of Plantard Arithmetic for Faster Kyber on Low-end 32-bit IoT Devices[J]. IEEE Transactions on Information Forensics & Security (TIFS), 2024.

2: return r

### 2.4 Another Variant of Plantard Arithmetic



#### ☐ Another Variant of signed Plantard arithmetic

- ➤ Daichi et al.[2] concurrently proposed another variant of signed Plantard arithmetic in 2022.
- The **rounding-to-nearest operations** in their version are not architecture-friendly in most platforms.
- ➤ In one of the coauthored work[1], we manage to replace one rounding-to-nearest with one flooring operation, reducing one rounding-to-nearest operation.

```
Algorithm 18 Signed Plantard multiplication [15]

Input: Two signed integers a, b with |a|, |b| \le 2^{l-1}, the odd modulus q < 2^{l-1} and q' = q^{-1} \mod^{\pm} 2^{2l}

Output: r = ab(-2^{-2l}) \mod^{\pm} q, r \in \left[-\frac{q-1}{2}, \frac{q-1}{2}\right]

1: r = abq' \mod^{\pm} 2^{2l}

Signed Plantard Multiplication

int64_t signedPlantardMul(int64_t A, int64_t B) {
    return (((A*B + 0x80000000))>>32) *P + 0x80000000)>>32;
}

3: r = |rq/\beta|
```

<sup>4</sup>: return r

<sup>[1]</sup> Jipeng Zhang, Yuxing Yan, **Junhao Huang**, and Cetin Kaya Koc. Optimized Software Implementation of Keccak, Kyber, and Dilithium on RV {32,64} IM{B} {V}. *IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)*, 2025(1), 2025.

<sup>[2]</sup> Daichi Aoki, Kazuhiko Minematsu, Toshihiko Okamura, and Tsuyoshi Takagi. Efficient Word Size Modular Multiplication over Signed Integers. In 29th IEEESymposium on Computer Arithmetic, ARITH 2022, Lyon, France, September 12-14, 2022, pages 94–101. IEEE, 2022.

# 2.5 Comparisons



- **□** Excellent merits over the state-of-the-art
- Efficiency: Plantard multiplication is one multiplication faster than the state-of-the-art Montgomery and Barrett multiplication when **b** is a constant.
- ► Input range:  $[q2^l q2^{l+\alpha}, 2^{2l} q2^{l+\alpha})$  vs  $[-q2^{l-1}, q2^{l-1}]$  for  $\alpha \ge 0$ , at least  $2^{\alpha+1}$  times bigger than Montgomery's;
- ightharpoonup Output range:  $\left[-\frac{q+1}{2},\frac{q}{2}\right]$  vs  $\left(-q,q\right)$ , only half of the Montgomery's

```
Algorithm 7 Signed Montgomery multiplication [Sei18]
```

**Input:** Operand a, b such that  $-\frac{\beta}{2}q \le ab < \frac{\beta}{2}q$ , where  $\beta = 2^l$  with the machine word size l, the odd modulus  $q \in (0, \frac{\beta}{2})$ 

Output:  $r \equiv ab\beta^{-1} \mod q, r \in (-q, q)$ 

- 1:  $c = c_1 \beta + c_0 = a \cdot b$
- 2:  $m = c_0 \cdot q^{-1} \mod^{\pm} \beta$   $\triangleright$  mod<sup>±</sup> obtains a signed product,  $q^{-1}$  is a precomputed constant
- 3:  $t_1 = \lfloor m \cdot q/\beta \rfloor$
- 4:  $r = c_1 t_1$
- 5: return r

With all these merits, how to efficiently turn the theoretical improvement into actual improvements is the remaining question.

⊳ shift right operation



# 03

# **Efficient LBC on IoT Devices**

- 3.1 Target Schemes and Platforms
- 3.2 Faster Plantard Arithmetic
- **3.3 Optimized 16-bit NTT Implementation**
- **3.4 Optimized Dilithium's NTT on Cortex-M3**
- 3.5 Efficient Polynomial Sampling: Keccak
- 3.6 Results and Comparisons

# 3.1.1 Target Schemes



#### **□** Kyber

- > The only KEM scheme to be standardized.
- $\triangleright$  Module-LWE problem  $(A, b = A^T s + e)$ .
- ightharpoonup Parameters: n = 256,  $q = 3329 < 2^{12}$ , k = 2,3,4,  $Z_{3329}[X]/(X^{256} + 1)$ .

#### □ NTTRU

- ➤ An NTT-friendly variant of NTRU KEM scheme proposed in TCHES2019.
- $\triangleright$  The KeyGen, Encaps and Decaps are 30  $\times$ , 5  $\times$ , and 8  $\times$  faster than the respective procedures in the NTRU schemes.
- ightharpoonup Parameters:  $n = 768, q = 7681, Z_{7681}[X]/(X^{768} X^{384} + 1)$ .

#### **□** Dilithium

- > One out of three final DSA to be standardized.
- ➤ Module-LWE problem and Module-SIS problem.
- ightharpoonup Parameters: n = 256,  $q = 8380417 < 2^{23}$ ,  $Z_{8380417}[X]/(X^{256} + 1)$ .

# 3.1.2 Target Platforms



#### ☐ ARM Cortex-M4: Relative high power, resource and memory IoT platform

- ➤ NIST's reference 32-bit platform for evaluating PQC in IoT scenarios (a popular pqm4 repository: <a href="https://github.com/mupq/pqm4">https://github.com/mupq/pqm4</a>);
- **➤ 1MB flash, 192KB RAM;**
- ➤ 14 32-bit usable general-purpose registers, 32 32-bit floating-point registers;
- ➤ SIMD (DSP) extensions: **uadd16**, **usub16** instructions perform addition and subtraction for two packed 16-bit vectors;
- ➤ 1-cycle multiplication instructions: smulw{b,t}, smul{b,t}{b,t};
- ➤ Relative expensive **load/store** instructions: **ldr**, **ldrd**, **vldm**.
- ➤ To utilize the efficient SIMD instructions on Cortex-M4, the size of the coefficients is limited to 16-bit signed integer.

# 3.1.2 Target Platforms



- ☐ ARM Cortex-M3: Low resource IoT platform
- ➤ 14 32-bit usable general-purpose registers, **no** floating-point registers;
- Non-constant time full multiplication instructions: umull, smull, umlal and small; No SIMD extensions and limited multiplication instructions: mul, mla (1, 2 cycles).
- ➤ Inline barrel shifter operation, e.g., add rd, rn, rm, asr #16, which can merge the addition and shifting operations in 1 instruction.
- > 512KB flash, 96KB RAM;
- ☐ SiFive Freedom RISC-V: Extremely low resource and memory IoT platform
- > Open-source ISA;
- ➤ Only 16KB RAM;
- > 30 32-bit usable general-purpose registers, no floating-point registers;
- ➤ No SIMD extensions and limited multiplication instructions: mul, mulh (5-cycle);

# 3.1.3 Polynomial multiplications



#### **□** 16-bit NTT

- ➤ Both Kyber and NTTRU use **16-bit NTT** for polynomial multiplication.
- The polynomial ring  $Z_q[X]/f(X)$  implemented with NTT factors the large-degree polynomial f(X) as

$$f(x) = \prod_{i=0}^{n'-1} f_i(x) \bmod q,$$


where  $f_i(X)$  are small degree polynomials like  $(X^2 - r)$  and  $(X^3 \pm r)$  for Kyber and NTTRU, respectively.


#### **□** 32-bit NTT

- ➤ Dilithium normally uses **32-bit NTT** for polynomial multiplication.
- The polynomial ring  $Z_q[X]/f(X)$  of Dilithium implemented with 32-bit NTT factors the large-degree polynomial f(X) as

$$f(x) = \prod_{i=0}^{n'-1} f_i(x) \bmod q,$$

where  $f_i(X)$  are small degree polynomials like (X - r) for Dilithium.





Modular multiplication with the twiddle factors can be speeded up with Plantard arithmetic.

# 3.2.1 Faster 16-bit Plantard Arithmetic on Cortex-M4



- ☐ Faster Plantard multiplication by a constant on Cortex-M4
- The Plantard multiplication by a constant (b is a constant) saves one multiplication bq' by precomputing  $bq' mod^{\pm} 2^{2l}$ .
- $\triangleright$  The 16×32-bit multiplication abq' is then implemented with **smulwb** instruction. The rest of the computations can be simply implemented with **one smlabb instruction**.
- ➤ The Plantard multiplication by a constant on Cortex-M4 is 1-instruction faster than the state-of-the-art Montgomery's.

Algarithm 19 The 2-cycle improved Plantard multipli	cation by a constant on $\boxed{12}$
InpCortex-M4	
Input: An <i>l</i> -bit signed integer $a \in [-2^{l-1}, 2^{l-1})$ , a preconduct	mputed $2l$ -bit integer $bq'$
where b is a constant and $q' = q^{-1} \mod^{\pm} 2^{2l}$	
1	
Output: $r_{top} = ab(-2^{-2l}) \operatorname{mod}^{\pm} q, r_{top} \in [-\frac{q+1}{2}, \frac{q}{2})$	
2: $bq' \leftarrow bq^{-1} \mod^{\pm} 2^{2l}$	$\triangleright \text{precomputed}^{-q^{-1}}$
3: 2: smulwb $r, bq', a$	$ r \leftarrow [[abq']_{2l}]^l + [c]^l $
$4$ : 3: smlabb $r, r, q, q2^{lpha}$	$ ho r_{\text{top}} \leftarrow [q[r]_l + q2^{\alpha}]^l$
4: return $r_{top}$	

# 3.2.2 Faster 16-bit Plantard Arithmetic on Cortex-M3 and RISC-V



- ☐ Faster Plantard multiplication by a constant on Cortex-M3 and RISC-V
- Cortex-M3: We can merge the addition and shift operation using the barrel shifter operation as in Step 3 of Algorithm 4.
- **RISC-V:** We can use **muh** with  $q2^l$  to merge the **mul and asr** operation in the final two steps of Algorithm 4.
- ➤ Both implementations are 1-multiplication faster than the Montgomery's.

Algorithm 4 Efficient Plantard multiplication by a constant	Algorithm 5 Efficient Plantard multiplication by a constant
for Kyber on Cortex-M3	for Kyber on RISC-V
	<b>Input:</b> An 32-bit signed integer $a \in [-157q, 230q]$ , a pre-
computed 32-bit integer $bq'$ where $b$ is a constant and	computed 32-bit integer $bq'$ where $b$ is a constant and
$q' = q^{-1} \mod^{\pm} 2^{32}$	$q' = q^{-1} \mod 2^{32}, q2^l = q \times 2^l$
<b>Output:</b> $r = ab(-2^{-2l}) \mod^{\pm} q, r \in (-\frac{q}{2}, \frac{q}{2})$	<b>Output:</b> $r = ab(-2^{-2l}) \mod^{\pm} q, r \in (-\frac{q}{2}, \frac{q}{2})$
1: $bq' \leftarrow bq^{-1} \mod 2^{2l}$ $\triangleright$ precomputed	1: $bq' \leftarrow bq^{-1} \bmod^{\pm} 2^{2l}$ $\triangleright$ precomputed
2: <b>mul</b> $r, a, bq'$ $\Rightarrow r \leftarrow [abq']_{2l}$	2: <b>mul</b> $r, a, bq'$ $\Rightarrow r \leftarrow [abq']_{2l}$
3: add $r, 2^{\alpha}, r, \text{asr} \# 16$ $\Rightarrow r \leftarrow ([r]^{t} + 2^{\alpha})$	3: <b>srai</b> $r, r, \#16$
4: <b>mul</b> $r, r, q$	4: addi $r, r, 2^{\alpha}$ $\triangleright r \leftarrow ([r]^l + 2^{\alpha})$
5: <b>asr</b> $r, r, \#16$ $\triangleright r \leftarrow [rq]^l$	5: <b>mulh</b> $r, r, q2^l$ $\Rightarrow r \leftarrow [rq2^l]^{2l}$
6: <b>return</b> r	6: return r

# 3.2.3 Faster 16-bit/32-bit Plantard Arithmetic on Other Platforms



- ☐ Faster 32-bit Plantard multiplication by a constant on 64-bit RISC-V
- ➤ The 32-bit Plantard arithmetic can be extended to 64-bit RISC-V. The instruction sequences are the same as the 16-bit Plantard arithmetic on 32-bit RISC-V [1,2].
- ☐ Faster 16-bit Plantard multiplication by a constant on customized RISC-V
- Customized SIMD instruction (asravi) for Plantard arithmetic. Two instructions faster than the Montgomery arithmetic on the same platform [3].


$\boldsymbol{\mathcal{O}}$	1 [-]
Algorithm 24 Efficient Plantard multiplication by a constant for Dilithi	nium on Algorithm 25 Efficient Plantard multiplication by a constant for NTRU and Hawk
RV64IM	on customized RISC-V SIMD ISA
Input: An 64-bit signed integer $a \in [-130686q, 131457q]$ , a precomputed	Input: An 32-bit signed integer $a$ , a precomputed 32-bit integer $bq'$ where $b$ is a
integer $bq'$ where $b$ is a constant and $q'=q^{-1} \operatorname{mod} 2^{64}, q2^l=q \times 2^l$	constant and $q' = q^{-1} \mod 2^{32}, q2^{l} = q \times 2^{l}$
Output: $r = ab(-2^{-2l}) \operatorname{mod}^{\pm} q$	<b>Output:</b> $r = ab(-2^{-2l}) \mod^{\pm} q$
1: $bq' \leftarrow bq^{-1} \mod^{\pm} 2^{2l}$ $\triangleright$ precon	mputed  1: $bq' \leftarrow bq^{-1} \mod^{\pm} 2^{2l}$ $\Rightarrow$ precomputed
$\textbf{2: mul } r, a, bq' \\  \qquad \qquad \triangleright r \leftarrow$	$- [abq']_{2l}$ 2: mulv $r, a, bq'$
$3:  {\tt srai}  r, r, \#32$	
4: addi $r, r, \#256$ $ ho r \leftarrow ([r]$	3: asravi $r, r, 2^{\alpha}, l$ $\Rightarrow r \leftarrow ([r]^l + 2^{\alpha})$
5: $\operatorname{mulh} r, r, q2^l$ $ ightharpoonup r \leftarrow$	4: $\operatorname{mulvh} r, r, q2^l$ $r \leftarrow [rq2^l]^{2l}$
6: return r	5: return r
E43.7' P1 XX ' XX T X T X T 1 A 2' XX	

- [1] Jipeng Zhang, Yuxing Yan, **Junhao Huang**, and Cetin Kaya Koc. Optimized Software Implementation of Keccak, Kyber, and Dilithium on RV {32,64} IM {B} {V}. *IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)*, 2025(1), 2025.
- [2] Xinyi Ji, Jiankuo Dong, **Junhao Huang**, Zhijian Yuan, Wangchen Dai, Fu Xiao, and Jingqiang Lin. Eco-crystals: Efficient cryptography crystals on standard risc-v isa. IEEE Transactions on Computers, pages 1–13, 2024.
- [3] Zewen Ye, **Junhao Huang**, Tianshun Huang, Yudan Bai, Jinze Li, Hao Zhang, Guangyan Li, Donglong Chen, Ray C. C. Cheung, and Kejie Huang. PQN-TRU: acceleration of ntru-based schemes via customized post-quantum processor. IEEE Transactions on Computers, 2025.

# 3.3.1 Optimized 16-bit NTT Implementation



#### ☐ Optimizations summary



The proposed improved Plantard arithmetic make it possible to replace previous state-of-the-art Montgomery arithmetic in the NTT implementation on Cortex-M4, Cortex-M3, RISC-V and etc, further improving the performance of LBC.

### 3.3.2 The 16-bit NTT Results



#### ☐ The 16-bit NTT results on Cortex-M4

Table 4.2: Cycle counts for the core polynomial arithmetic in Kyber and NTTRU on Cortex-M4, i.e., NTT, INTT, base multiplication, and base inversion.

Scheme	Implementation	NTT	NTT INTT		Base Inv
	[12]	6 822	6 951	2 291	-
	This work <sup><math>a</math></sup>	5 441	5 775	2421	-
	Speed-up	20.24%	16.92%	-5.67%	-
Kyber	Stack[3]	5 967	5917	2293	-
rtybei	Speed[3]	5 967	5471	1202	-
	This work <sup><math>b</math></sup>	4474	4684/4819/4854	2422	-
	Speed-up (stack)	25.02%	20.84%/18.56%/17.97%	-5.58%	-
	Speed-up (speed)	25.02%	14.38%/11.92%/11.28%	-101.41%	-
	[79]	102 881	97 986	44 703	100 249
NTTRU	This work	17274	20 931	10550	40763
	Speed-up	83.21%	78.64%	76.40%	59.34%

 $<sup>^{</sup>a}$  Implementation based on [12],  $^{b}$  Implementation based on the stack-friendly code of [3].

### 3.3.2 The 16-bit NTT Results



#### ☐ The 16-bit NTT results on Cortex-M3 and RISC-V

Table 4.3: Cycle counts for the core polynomial arithmetic in Kyber, namely NTT, INTT and base multiplication, in Kyber on Cortex-M3, SiFive Freedom E310, and PQRISCV.

Platform	Implementation	NTT	INTT	Base Multiplication
	Denisa et al. [55]	10874	13 049	4821
	This work (stack)	8 026	8594/8799	4311
Cortex-M3	This work (speed)	8 026	8 594	3028/3922/5851
Cortex Mo	Speedup (stack)	26.19%	34.14%/32.57%	1.06%
	Speedup (speed)	26.19%	34.14%	37.19%/18.65%/-21.37%
	Denisa et al. [54]	24353	36513	_a
	This work (stack)	15888	15719/16227	10 020
SiFive Freedom E310	This work (speed)	15888	15719	4893/5662/9313
Sir ive Freedom Lore	Speedup (stack)	34.76%	56.95%/55.53%	-
	Speedup (speed)	34.76%	56.95%	-
	Denisa et al. [54]	28 417	42 636	_a
	This work (stack)	21975	23666/24146	12236
PQRISCV	This work (speed)	21975	23666	7747/9795/13068
i giuse v	Speedup (stack)	22.67%	44.49%/43.37%	-
	Speedup (speed)	22.67%	44.49%	-

a. [54] did not provide results for base multiplication.

### 3.4.1 16-bit NTT vs 32-bit NTT



#### ☐ 16-bit NTT vs 32-bit NTT on Cortex-M3

- ➤ Cortex-M3 does not have constant-time full multiplication, which may lead to insecure 32-bit modular multiplication implementation (side-channel attack).
- ➤ The constant-time 32-bit modular multiplication takes 6-8 instructions.
- ➤ The constant-time 32-bit CT butterfly takes 19 instructions, compared to 5 instructions for 16-bit CT butterfly;
- $\triangleright$  The 16-bit NTT is at least  $2\sim3\times$  faster than 32-bit NTT on Cortex-M3 [1].

				NTT	$\mathtt{NTT}^{-1}$	0
Dilithium <sup>a</sup>	[GKOS18]	constant-time	M4	10 701	11 662	_
	This work	constant-time	M4	8540	8923	1955
Dillullull	This work	variable-time	М3	19347	21006	4 899
	This work	constant-time	M3	33025	36609	8479
Kyber <sup>b</sup>	[ABCG20]	constant-time	M4	6855	6 983	2325
Typei	This work	constant-time	M3	10819	12994	4773
NewHope1024 <sup>c</sup>	[ABCG20]	constant-time	M4	68 131	51231	6229
NewHope1024	This work	constant-time	M3	77001	93128	18722

a n = 256, q = 8380417 (23 bits), 8 layer NTT/NTT<sup>-1</sup>

<sup>&</sup>lt;sup>b</sup> n = 256, q = 3329 (12 bits), 7 layer NTT/NTT<sup>-1</sup>

 $<sup>^{\</sup>rm c}$  n = 1024, q = 12289 (14 bits), 10 layer NTT/NTT<sup>-1</sup>

<sup>[1]</sup> Denisa O. C. Greconici, Matthias J. Kannwischer, and Daan Sprenkels. Com-pact Dilithium implementations on Cortex-M3 and Cortex-M4. *IACR Trans. Cryptogr. Hardw. Embed. Syst.*, 2021(1):1–24, 2021.

# 3.4.2 Polynomial multiplication of Dilithium



#### $\square$ Small polynomial multiplications: $cs_i$ , $ct_i$

- In Dilithium signature generation and verification, there exists a small polynomial c with at most  $\tau$  nonzero coefficients ( $\pm 1$ ) and the rest of coefficients are 0.
- The coefficient range of  $s_i$  is  $[-\eta, \eta]$ , then the coefficients of the product  $cs_i$  are smaller than  $\beta = \tau \cdot \eta$  (smaller than 16-bit).
- The coefficient range of  $t_i$  is smaller than  $2^{12}$  or  $2^{10}$ , then the coefficients of the product  $ct_i$  are smaller than  $\beta' = \tau \cdot 2^{12}$  or  $\beta' = \tau \cdot 2^{10}$  (bigger than 16-bit).
- According to [CHK+21, Section 2.4.6], these kinds of polynomial multiplications can be treated as multiplications over  $Z_{q'}[X]/(X^n+1)$  with a well-selected modulus  $q'>2\beta$  or  $q'>2\beta'$ . In sum, we can use 16-bit NTT for  $cs_i$  and 32-bit NTT for  $ct_i$ .

Table 1: Dilithium parameters [DKL <sup>+</sup> 18]						
NIST security level	2	3	5			
$q \; [\text{modulus}]$	8380417	8380417	8380417			
n [the order of polynomial]	256	256	256			
$d$ [drop bits from $\mathbf{t}$ ]	13	13	13			
$\tau \ [\# \text{ of } \pm 1\text{'s in } c]$	39	49	60			
$\gamma_1$ [y coefficient range]	$2^{17}$	$2^{19}$	$2^{19}$			
$\gamma_2$ [low-order rounding range]	(q-1)/88	(q-1)/32	(q-1)/32			
(k,l) [dimensions of <b>A</b> ]	(4,4)	(6,5)	(8,7)			
$\eta$ [secret key range]	2	4	2			
$\beta = \tau \cdot \eta \ [cs_i \text{ coefficient range}]$	78	196	120			
$\mathbf{t}_0$ coefficient range	$2^{12}$	$2^{12}$	$2^{12}$			
$\mathbf{t}_1$ coefficient range	$2^{10}$	$2^{10}$	$2^{10}$			

# 3.4.3 Proposed $cs_i$ , $ct_i$ Implementations on Cortex-M3



#### $\square$ 16-bit NTT over 769 for $cs_i$

- The coefficient range of  $s_i$  is  $[-\eta, \eta]$ , then the coefficients of the product  $cs_i$  are smaller than  $\beta = \tau \cdot \eta = 78$ , 196 and 120 for three security levels. [AHKS22] used FNT over 257 for Dilithium2 and Dilithium5, and used NTT over 769 for Dilithium3.
- > On Cortex-M3: We optimize the 16-bit NTT over 769 with Plantard arithmetic for all Dilithium variants, because we can then combine it with multi-moduli NTT.

#### $\square$ Multi-moduli NTT with two 16-bit NTTs for $ct_i$

- The coefficient range of  $t_i$  is  $2^{12}$  or  $2^{10}$ , then the coefficients of the product  $ct_i$  are smaller than  $\beta' = \tau \cdot 2^{12} = 245760$ ,  $q' > 2\beta' = 491520$ . We choose a composite modulus  $q' = 769 \times 3329 = 2560001$  and perform NTT computations over  $Z_{q'}[X]/(X^n + 1)$ .
- $\triangleright$  On Cortex-M3: We optimize  $ct_i$  with the multi-moduli NTT over the  $q'=769\times 3329$  for all three Dilithium variants and separately optimize the 16-bit NTT over 769 and 3329 with Plantard arithmetic.

$$\mathbb{Z}_{q_0q_1} \cong \mathbb{Z}_{q_0} \times \mathbb{Z}_{q_1};$$

$$\mathbb{Z}_{q_0}[X]/(X^{256}+1) \cong \mathbb{Z}_{q_0}[X]/(X^2-\zeta_0^j), j=1,3,5,\dots,255;$$

$$\mathbb{Z}_{q_1}[X]/(X^{256}+1) \cong \mathbb{Z}_{q_1}[X]/(X^2-\zeta_1^j), j=1,3,5,\dots,255;$$

# 3.4.4 Multi-moduli NTTs for cti



#### $\square$ Multi-moduli NTTs for $ct_i$ on Cortex-M3

```
Algorithm 4 Multi-moduli NTT for computing 32-bit NTT on Cortex-M3
Input: Declare arrays: int32_t c_32[256],t_32[256],tmp_32[256],res_32[256]
                                       int16_t *cl_16=(int16_t*)c_32;
int16_t *ch_16=(int16_t*)&c_32[128];
                                       int16_t *tl_16=(int16_t*)t_32;
Input: Declare pointers:
                                        int16_t *th_16=(int16_t*)&t_32[128];
                                        int16_t *tmpl_16=(int16_t*)tmp_32;
                                        int16_t *tmph_16=(int16_t*)&tmp_32[128];
 1: cl_16[256] \leftarrow c, ch_16[256] \leftarrow c \triangleright Pre-store c in the bottom and top halves of
     c 32 as 16-bit arrays
 2: t1_16[256] \leftarrow t, th_16[256] \leftarrow t > Pre-store t in the bottom and top halves of
     t 32 as 16-bit arrays
 3: cl_16[256] = NTT_{q_0}(cl_16)
                                                                                                   \triangleright \hat{c}_0 = \text{NTT}_{q_0}(c)
 4: ch_16[256] = NTT_{a_1}(ch_16)
                                                                                                   \triangleright \hat{c}_1 = \operatorname{NTT}_{q_1}(c)
                                                                                                   \triangleright \hat{t}_0 = \operatorname{NTT}_{q_0}(t)
 5: t1_16[256] = NTT_{q_0}(t1_16)
                                                                                                    \triangleright \hat{t}_1 = \operatorname{NTT}_{q_1}(t)
 6: th_16[256] = NTT_{q_1}(th_16)
                                                                                     \triangleright \hat{c}_0 \cdot \hat{t}_0 = \text{basemul}_{q_0}(\hat{c}_0, \hat{t}_0)
 7: tmpl_16[256] = basemul_{q_0}(cl_16, tl_16)
                                                                                     \triangleright \hat{c}_1 \cdot \hat{t}_1 = \text{basemul}_{q_1}(\hat{c}_1, \hat{t}_1)
 8: tmph_16[256] = basemul_{q_1}(ch_16, th_16)
 9: tmpl_16[256] = INTT_{q_0}(tmpl_16)
                                                                                                   \triangleright \text{INTT}_{q_0}(\hat{c}_0 \cdot \hat{t}_0)
                                                                                                   \triangleright \text{INTT}_{q_1}(\hat{c}_1 \cdot \hat{t}_1)
10: tmph_16[256] = INTT_{q_1}(tmph_16)
                                                                    \triangleright \operatorname{CRT}(\operatorname{INTT}_{q_0}(\hat{c}_0 \cdot \hat{t}_0), \operatorname{INTT}_{q_1}(\hat{c}_1 \cdot \hat{t}_1))
11: res_32[256] = CRT(tmpl_16, tmph_16)
12: return res_32
```

### 3.4.5 Dilithium's NTT Results



#### ☐ The 16-bit NTT and multi-moduli NTT results on Cortex-M3

- ➤ Using the Plantard arithmetic, the 16-bit NTT, INTT, and pointwise multiplication on Cortex-M3 are 4.22×, 4.29×, and 2.14× faster than the constant-time 32-bit NTT, INTT, and pointwise multiplication, respectively. Compared to the 32-bit variable-time NTT, INTT, and pointwise multiplication, the speed ups are 2.48×, 2.46×, and 1.24×, respectively.
- The proposed multi-moduli NTT, INTT and pointwise multiplication implementations yield 52.76% ~ 54.76% performance improvements compared to the constant-time 32-bit NTT. And over 19.47% and 19.07% speed-ups compared with the variable-time 32-bit NTT and INTT.

Platform	$\mathbf{Prime}$	Ref.	$\mathbf{NTT}$	INTT	Pointwise	$\mathbf{CRT}$
	8380417	[GKS20] constant-time	33 077	36 661	8 528	×
	8380417	[GKS20] variable-time	19405	21051	4944	×
M3	$3329\times7681$	$[ACC^+22]$	16770	19056	11927	4637
	769	This work	7830	8543	3989	Х
	$769 \times 3329$	This work	15626	17037	8061	3735

# 3.5.1 Efficient Polynomial Sampling: Keccak



#### ☐ Pipelining memory access

```
result, b, g, k, m, s
  .macro xor5
       ldr
                 \result, [r0, #\b]
2
                 r1, [r0, #\g]
       ldr
3
                 \result, \result, r1
       eors
                 r1, [r0, #\k]
       ldr
5
                 \result, \result, r1
       eors
                 r1, [r0, #\m]
      ldr
                 \result, \result, r1
8
       eors
      ldr
                 r1, [r0, #\s]
                 \result, \result, r1
10
       eors
  .endm
11
```

```
.macro xor5 result,b,g,k,m,s
                \result, [r0, #\b]
      ldr
2
                r1, [r0, #\g]
      ldr
3
      ldr
                r5, [r0, #\k]
4
                r11, [r0, #\m]
      ldr
5
                r12, [r0, #\s]
      ldr
                \result, \result, r1
7
      eors
                \result, \result, r5
      eors
                \result, \result, r11
9
      eors
                \result, \result, r12
10
      eors
11 .endm
```

#### **□** Lazy rotations

- ➤ Utilize the inline barrel shifter instruction on ARMv7-M to merge the xor and ror instructions, which could help to reduce some cycles.
- We proposed **two variants of Keccak implementation** considering the code size effect. One has better performance but requiring larger code size. And one has smaller code size and an acceptable performance.

### 3.5.2 Keccak Results



#### ☐ Keccak results on Cortex-M3 and M4

Combining the pipelining memory access and lazy rotations techniques, we achieve up to 24.78% and 21.4% performance boosts on Cortex-M3 and M4, respectively

Table 4.1: Keccak-p[1600, 24] benchmark on Cortex-M3 and M4.

Dof	Implementation	$characteristics^*$	Speed (	(clock cycles)	Code size	RAM
Ref.	ldr/str	lazy ror	М3	M4	(bytes)	(bytes)
XKCP	mostly grouped	×	13 015	11725	5 576	264
	grouped	X	10 785	10 219	5 772	264
This work	grouped	<b>✓</b> (3/4)	9 981	9415	6556	264
	grouped	<b>✓</b> (4/4)	9789	9218	9 536	264

<sup>\*</sup>All listed implementations take advantage of the in-place processing and bit-interleaving techniques.

# 3.6 LBC Results: Kyber and NTTRU



### ☐ Kyber and NTTRU results on Cortex-M4 without Keccak optimization

	Scheme	Implementation	KeyGen				Encaps		Decaps		
	Scheme	Implementation	k = 2	k = 3	k = 4	k = 2	k = 3	k = 4	k = 2	k = 3	k = 4
		[10]	454k	741k	1 177k	548k	893k	1 367k	506k	832k	1 287k
		[12]	2 464	2 696	3 584	2 168	2 640	3 208	2 184	2656	3 224
		This was also	446k	729k	$1162\mathrm{k}$	542k	885k	$1357\mathrm{k}$	497k	818k	$1270\mathrm{k}$
		This work <sup>a</sup>	2 464	2696	3584	2 168	2640	3 208	2 184	2656	3224
3%	IZ. I	Cu 1 [9]	439k	717k	1 139k	534k	871k	$1329\mathrm{k}$	484k	797k	$1233\mathrm{k}$
3 /0	Kyber	Stack[3]	2608	3 056	3576	2 160	2660	3 236	2 176	2676	3 252
		C 1[9]	438k	711k	$1129\mathrm{k}$	531k	864k	$1316\mathrm{k}$	479k	787k	1 217k
		Speed[3]	4268	6732	7748	5 252	6 284	7292	5 260	6 308	7 300
			430k	702k	1 119k	526k	861k	$1314\mathrm{k}$	472k	780k	1 211k
		This work <sup>b</sup>	2608	3056	3576	2 160	2660	3 236	2176	2676	3252
		f1		526k		431k			559k		
<i>550/</i>				9384		8 748			10 324		
55%	NTTRU			267k		237k			254k		
		This work		9 372			7452		8 816		

<sup>&</sup>lt;sup>a</sup> Implementation based on [12], <sup>b</sup> Implementation based on the stack-friendly code of [3].

# 3.6 LBC Results: Kyber



### ☐ Kyber results on Cortex-M3 and RISC-V without Keccak optimization

-	Platform	Implementation	Kyber512			Kyber768			Kyber1024		
_	Flatioriii	Implementation	KeyGen	Encaps	Decaps	KeyGen	Encaps	Decaps	KeyGen	Encaps	Decaps
		Donico et al [EE]	541k	650k	622k	878k	$1054\mathrm{k}$	$1010\mathrm{k}$	$1388\mathrm{k}$	$1602\mathrm{k}$	$1543\mathrm{k}$
		Denisa et al.[55]	2212	2 300	2 308	3 084	2772	2 788	3596	3284	3 300
<b>50</b> /	Cortex-M3	This work (stack)	519k	628k	590k	844k	$1025\mathrm{k}$	967k	$1342\mathrm{k}$	$1563\mathrm{k}$	$1486\mathrm{k}$
5%	Cortex-M5	This work (stack)  This work (speed)	2 212	2 300	2 308	3 084	2772	2788	3 596	3 284	3 300
			518k	626k	587k	842k	$1017\mathrm{k}$	958k	$1333\mathrm{k}$	$1548\mathrm{k}$	$1471\mathrm{k}$
_			3 268	3 860	3 860	4 044	4 636	4 636	4812	5 404	5 404
		Denisa et al.[54]	$2229\mathrm{k}$	$2927\mathrm{k}$	$2856\mathrm{k}$	4 166k	$5071\mathrm{k}$	$4957\mathrm{k}$	6 696k	7 809k	$7662\mathrm{k}$
		Denisa et al.[54]	6544	9 200	9 984	10 640	13 808	14944	15760	19 440	21056
	PQRISCV		$1937\mathrm{k}$	$2355\mathrm{k}$	$2100\mathrm{k}$	$3147\mathrm{k}$	$3822\mathrm{k}$	$3467\mathrm{k}$	$4964\mathrm{k}$	$5794\mathrm{k}$	$5344\mathrm{k}$
30%	r Qrase v	This work (stack)	2 408	2 488	2 520	2 952	3 016	3 032	3 464	3 528	3544
		This work (speed)	1 926k	$2339\mathrm{k}$	$2084\mathrm{k}$	3 104k	$3768\mathrm{k}$	$3413\mathrm{k}$	$4890{\rm k}$	$5704\mathrm{k}$	$5254\mathrm{k}$
_		This work (speed)	3432	4024	4 040	4 2 1 6	4808	4840	5032	5608	5656
		This work (stack)	$1497\mathrm{k}$	1812k	$1601\mathrm{k}$	2413k	$2929\mathrm{k}$	$2635\mathrm{k}$	3794k	$4435\mathrm{k}$	$4045\mathrm{k}$
210/	CiFive Evendom F210	This work (stack)	2 580	2660	2708	3 060	3 124	3 156	3 572	3 636	3 668
<b>J1</b> %	SiFive Freedom E310	This work (speed)	$1597\mathrm{k}$	1 903k	$1674\mathrm{k}$	2731k	$3203\mathrm{k}$	$2919\mathrm{k}$	-	-	-
_		Tims work (speed)	3 620	4 212	4 244	4 340	4 932	4 964	-	-	-

## 3.6 LBC Results: Dilithium



### ☐ Kyber and Dilithium results on Cortex-M3/4 with Keccak optimization

Table 6: PQC benchmark on the Cortex-M4 using the pqm4 framework. Averaged over 1000 executions.

Scheme	Keccak Impl.	key	$\mathbf{keygen}$		encaps	${\rm verify/decaps}$		
Scheme	Recear Impi.	$\operatorname{speed}$	hashing	$\operatorname{speed}$	hashing	$\operatorname{speed}$	hashing	
Dilithium2	XKCP	1595k	83.47%	4052k	64.53%	1576k	80.47%	
	This work	1357k	80.57%	3487k	60.02%	1350k	77.2%	
Dilithium3	XKCP	2828k	85.54%	6523k	62.95%	2702k	82.62%	
	This work	2394k	82.92%	5574k	58.97%	2302k	79.61%	
Dilithium5	XKCP	4817k	86.6%	8534k	68.08%	4714k	84.69%	
	This work	4069k	84.14%	7730k	63.05%	3998k	81.95%	
Kyber512	XKCP	432k	80.12%	527k	82.86%	472k	73.76%	
	This work	369k	76.75%	448k	79.85%	409k	69.74%	
Kyber768	XKCP	704k	79.04%	860k	82.38%	778k	74.75%	
	This work	604k	75.59%	732k	79.32%	674k	70.84%	
Kyber1024	XKCP	1122k	79.58%	1314k	82.46%	1208k	76.07%	
	This work	962k	76.18%	1119k	79.41%	1043k	72.29%	

**15%** 

**15%** 



04

# **Efficient Side-Channel Secure**

### LBC on IoT Devices

- 4.1 Target Schemes and Platforms
- 4.2 Optimized Polynomial Multiplication
- 4.3 Lightweight High-order Raccoon
- 4.4 Results and Comparisons

## 4.1.1 Target Scheme: Raccoon



#### ☐ Raccoon – Side-channel secure LBC scheme

- Raccoon: low-complexity masking-friendly  $O(d \cdot \log d)$ , side-channel secure LBC scheme.
- Masking gadgets: Complex masking gadgets to secure against side-channel attacks.
   (Efficient masking gadgets)
- ➤ Hardness: **Module-LWE and Module-SIS**, similarly to the NIST standard Dilithium.
- Polynomial multiplication: n = 512,  $q = q_1 \cdot q_2 < 2^{49}$ ,  $q_1 = 2^{24} 2^{18} + 1$ ,  $q_2 = 2^{25} 2^{18} + 1$ ,  $Z_q[X]/(X^{512} + 1)$ . (Efficient 49-bit NTT implementation)
- ➤ Memory consumption: At high masking orders, memory consumption becomes the the major bottleneck for its deployment on IoT devices. (Lightweight implementation of high-order Raccoon)

## 4.1.2 Target Platforms



### ☐ ARM Cortex-M4: Relative high power, resource and memory IoT platform

- ➤ NIST's reference 32-bit platform for evaluating PQC in IoT scenarios (a popular pqm4 repository: <a href="https://github.com/mupq/pqm4">https://github.com/mupq/pqm4</a>);
- > 1MB flash, 192KB RAM;
- ➤ 14 32-bit usable general-purpose registers, 32 32-bit floating-point registers;
- ➤ SIMD (DSP) extensions: **uadd16**, **usub16** instructions perform addition and subtraction for two packed 16-bit vectors;
- ➤ 1-cycle multiplication instructions: smulw{b,t}, smul{b,t}{b,t};
- Relative expensive **load/store** instructions: **ldr**, **ldrd**, **vldm**.
- > New instructions involved: smmla, smmls, smlal.

## 4.1.3 Polynomial multiplication



#### □ 64-bit NTT

- $\triangleright$  Raccoon use a 64-bit NTT over a composite modulus q for polynomial multiplication.
- The polynomial ring  $Z_q[X]/f(X)$  implemented with NTT factors the large-degree polynomial f(X) as

$$f(x) = \prod_{i=0}^{n'-1} f_i(x) \bmod q,$$

where  $f_i(X)$  are small degree polynomials like (X - r).

- ☐ Multi-moduli NTT of 32-bit NTTs (more friendly on 32-bit IoT platforms)
- $\triangleright$  Using the CRT theorem, the 64-bit NTT can be split into two 32bit NTT over two 32-bit moduli  $q_1$  and  $q_2$ , which is more friendly on 32-bit platforms. The overall process is as follows:
  - **Polynomial splitting:** Two consecutive modular reductions are required to reduce the 64-bit polynomial coefficients modulo 32-bit  $q_1$  and  $q_2$ .
  - > NTT operations: Two 32-bit NTTs, pointwise multiplications and INTTs over  $q_1$  and  $q_2$ .
  - **Reconstruction using CRT:** Combine the 32-bit results modulo  $q_1$  and  $q_2$  into 64-bit results using the CRT theorem.

# 4.2.1 Optimized Polynomial Multiplication



### **☐** Polynomial splitting

8: **return**  $a_0, a_1$ 

- $\triangleright$  Two variants of Montgomery arithmetic: depending on whether -q' or q' is used;
- $\triangleright$  State-of-the-art Montgomery arithmetic (2-cycle) on Cortex-M4 use -q'; Not appropriate for in-place two consecutive modular reductions (Need at least 7 cycles).
- $\triangleright$  We used q' instead and proposed a 2-instruction faster negative double Montgomery reductions using the smmla instructions. (Produce the negative of the correct results)

```
Algorithm 33 Double modular reduc-
                                                       Algorithm 35 The proposed negative double Montgomery reductions
                                                       Input: The 64-bit coefficient a = a_0 + a_1 \cdot 2^{32}, moduli q_1, q_2, q'_1 = q_1^{-1} \mod 2^{32}, q'_2 = q_1^{-1} \mod 2^{32}
tions with original Montgomery reduction
Input: a = a_0 + a_1 \cdot 2^{32}
                                                           q_2^{-1} \mod 2^{32}
Output: a \cdot 2^{-32} \mod^{\pm} q_1, a \cdot 2^{-32} \mod^{\pm} q_2
                                                       Output: -a \cdot 2^{-32} \mod^{\pm} q_1, -a \cdot 2^{-32} \mod^{\pm} q_2
 1: mul t_3, a_0, -q_2'
                                                        1: mul t_1, a_0, q_1'
 2: mov t_1, a_0
                                                        2: mul t_2, a_0, q_2'
 3: mov t_2, a_1
                                                        3: neg a_1, a_1
 4: smlal a_0, a_1, t_3, q_2
                                                        4: smmla a_0, t_1, q_1, a_1
 5: mul t_3, t_1, -q_1'
                                                        5: smmla a_1, t_2, q_2, a_1
 6: smlal t_1, t_2, t_3, q_1
                                                        6: return a_0, a_1
 7: mov a_0, t_2
```

# 4.2.1 Optimized Polynomial Multiplication



### **□** NTT for negative polynomials

- ➤ The proposed negative double Montgomery reductions produce negative of the correct results.
- The linearity of NTT computations ensures that NTT(-x)=-NTT(x). Therefore, it will not affect the correctness of the NTT computations.

```
Property 2 (Linearity of NTT [5]). Let a, b \in \mathbb{Z}_q, and let x and y be polynomials in the polynomial ring R_q such that NTT(x) = \hat{x} and NTT(y) = \hat{y}. Then, the NTT satisfies: NTT(ax + by) = a\hat{x} + b\hat{y}.
```

### ☐ The optimized 32-bit NTT/INTT implementations

- ➤ The **3+3+3 layer merging strategy** is used for the 9-layer NTT in Raccoon.
- Lazy reduction is comprehensively used to reduce unnecessary modular reductions. Only INTT with CT butterfly needs modular reductions for 64 coefficients modulo  $q_1, q_2$ .

# 4.2.2 Optimized Raccoon Masking Gadgets



### ☐ Lazy reduction for Raccoon's masking gadgets

- ➤ We thoroughly reduce the **conditional additions/subtractions** in Raccoon masking gadgets: **ZeroEncoding, Refresh, AddRepNoise, and Decode.**
- ➤ We carefully analyze the **output range of these gadgets** and ensure a correct Raccoon implementation.

Table 5.2: Complexity reduction and output range using the lazy reduction

	# of conditional operation	Output range (absolute value)		
ZeroEncoding	$2nd \cdot \log(d)$	$q \cdot \log(d)$		
Dofrach	$nd + 2nd \cdot \log(d)$	$ x  + q \cdot \log(d)$		
Refresh	$2nd + 4nd \cdot \log(d)$	$ x_i  + q_i$		
AddRepNoise	$nd \cdot \mathrm{rep}$	$ x  + \operatorname{rep} \cdot (2^{u_w} + q \cdot \log(d))$		
Danada	$n \cdot (d-1)$	$d \cdot  x $		
Decode	$2n \cdot (d-1)$	$d \cdot  x_i $		

## 4.3 Lightweight High-order Raccoon



### **☐** Streaming the matrix-vector multiplication

- > Streaming the matrix A: save 80 KiB, 140 KiB, and 252 KiB of memory for Raccoon-128, Raccoon-192, and Raccoon-256.
- > Streaming the masked vector [r]: reduce 4(l-1)d KiB of memory.
- $\triangleright$  Other memory reuses: reduce 8k + 4l KiB of memory.




Figure 5.1: The matrix-vector multiplication implementations of  $\mathbf{A} \times [\![ \mathbf{r} ]\!] = [\![ \mathbf{w} ]\!]$  in the sign of Raccoon

## 4.3.1 Results and Comparisons



### ☐ Polynomial arithmetic results on Cortex-M4

- $\triangleright$  The NTT and INTT are 2.54  $\times$  and 3.98  $\times$  faster than the reference implementation.
- $\triangleright$  The polynomial left- and right-shift are 3. 25  $\times$  and 2.93 $\times$  faster.

Table 5.3: Cycle counts (cc) of the polynomial arithmetic of Raccoon-128 on Cortex-M4.

	Split	Join	NTT	INTT	Left-shift	Right-shift	Add	$\mathrm{Addq}^a$
Ref. [94]	9795	22613	118455	171670	12371	14420	7236	10835
This work	6231 (5718)	13908	46677	43026	3801	4942	5970	9047
Ref/This work	$1.57\times(1.71\times)$	$1.63\times$	$2.54 \times$	$3.98 \times$	$3.25 \times$	$2.93 \times$	$1.21\times(1.81\times)$	$1.20\times$

 $<sup>{}^{</sup>a}$ Addq denotes the polynomial addition with conditional subtraction of q.

## 4.3.1 Results and Comparisons



### **☐** Masking gadgets results on Cortex-M4

The lazy reduction strategy in the masking gadgets results in  $1.38 \times to 2.61 \times to 2.$ 

Table 5.4: Cycle counts (cc) of the masking gadgets of Raccoon-128 on Cortex-M4.

		ZeroEncoding	${\tt AddRepNoise}$	Refresh	NTT Refresh	Decode	NTT Decode
J 1	Ref. [94]	3643	4621694	55	53	7228	7228
d = 1	This work	3643	2838159	55	53	7227	7228
1 0	Ref. [94]	19377	4785073	40878	68634	10836	14937
d=2	This work	14005	2941116	25776	36666	5972	5714
d = 4	Ref. [94]	100749	4909375	144062	199455	32423	44725
	This work	71581	3028599	95438	117095	17827	17059
d = 8	Ref. [94]	326040	17286545	4621694	523182	75590	104296
a = 8	This work	230879	11084177	278300	321628	41534	39743
J 16	Ref. [94]	900440	17783937	1073626	1294684	161901	223416
d = 16	This work	636435	11434030	731780	826092	88926	85086
1 20	Ref. [94]	2297856	73123134	2644266	3086391	334528	461657
d = 32	This work	1622473	47134002	1813245	2001820	183711	178759

## 4.3.1 Results and Comparisons



#### **□** Raccoon results on Cortex-M4

- The proposed implementations reduce 32.46%~40.01% of the clock cycles compared to Raccoon's reference implementation.
- The proposed memory optimizations enables the practical use of high-order Raccoon, namely Raccoon-128 with d = 16, Raccoon-192 with d = 8, and Raccoon-256 with d = 4.8 on the selected platform.

Table 5.5: Cycle counts (cc) and stack usage (Bytes) of keygen, sign, and verify of Raccoon on Cortex-M4. Averaged over 1000 iterations.

Implementation		Raccoon-128 <sup>a</sup>		١,	accoon-192	-	Raccoon-256			
	keygen	sign	verify	keygen	sign	verify	keygen	sign	verify	
D. C. Co. ()	29073k	65719k	21851k	45518k	94450k	35862k	73878k	124020k	60837k	
Ref.[94]	83232	230752	111960	107864	290815	144800	140704	505320	185832	
m	19637k	39628k	13226k	30044k	56658k	21460k	47631k	79214k	36098k	
This work	82584	230104	111248	107232	332568	144152	140040	504664	185184	
D. alad	35245k	72595k	21851k	53705k	103777k	35858k	85407k	136329k	60839k	
Ref.[94]	112008	284064	111960	140744	394720	144800	181660	583208	185832	
	22977k	43196k	13226k	34448k	61533k	21458k	53854k	85741k	36097k	
This work	111360	283424	111312	140096	394080	144112	181120	574328	185184	
Ref.[94]	46043k	85151k	21849k	68019k	108992k	35859k	-	-	-	
	164328	377292	111944	201180	504332	144800	-	-	-	
This work	28808k	50052k	13226k	42113k	67363k	21460k	64766k	216313k	36194k	
	164352	262143	111312	201172	504324	144152	192956	381444	185184	
	111445k	199892k	21852k	-	-	-	-	-	-	
Ref.[94]	262636	299007	111960	-	-	-	-	-	-	
	76364k	129326k	13226k	105337k	295197k	21447k	150611k	969455k	36193k	
This work	262636	557604	111312	266848	488072	144152	344696	504648	185192	
D. alad	-	-	-	-	-	-	-	-	-	
Ref.[94]	-	-	-	-	-	-	-	-	_	
m) i	100786k	436475k	13284k							
This work	426492	611648	111320							
	This work  Ref.[94]  This work  Ref.[94]	Ref.[94]     83232       This work     19637k       Ref.[94]     35245k       112008     22977k       111360     46043k       Ref.[94]     46043k       164328     28808k       164352     111445k       262636     76364k       This work     262636       Ref.[94]     -       This work     100786k       426492	Ref. [94]     83232     230752       This work     19637k     39628k       82584     230104       Ref. [94]     35245k     72595k       112008     284064       22977k     43196k       111360     283424       Ref. [94]     46043k     85151k       164328     377292       This work     28808k     50052k       164352     262143       Ref. [94]     111445k     199892k       262636     299007       This work     76364k     129326k       262636     557604       Ref. [94]     -     -       This work     100786k     436475k       426492     611648	Ref.[94]         83232         230752         111960           This work         19637k         39628k         13226k           82584         230104         111248           Ref.[94]         35245k         72595k         21851k           112008         284064         111960           22977k         43196k         13226k           111360         283424         111312           Ref.[94]         46043k         85151k         21849k           164328         377292         111944           This work         28808k         50052k         13226k           164352         262143         111312           Ref.[94]         111445k         199892k         21852k           262636         299007         111960           This work         76364k         129326k         13226k           This work         262636         557604         111312           Ref.[94]         -         -         -           Ref.[94]         -         -         -           This work         100786k         436475k         13284k           426492         611648         111320	Ref.[94]         83232         230752         111960         107864           This work         19637k         39628k         13226k         30044k           82584         230104         111248         107232           Ref.[94]         35245k         72595k         21851k         53705k           112008         284064         111960         140744           This work         22977k         43196k         13226k         34448k           111360         283424         111312         140096           Ref.[94]         46043k         85151k         21849k         68019k           164328         377292         111944         201180           This work         164352         262143         111312         201172           Ref.[94]         262636         299007         111960         -           This work         76364k         129326k         13226k         105337k           Ref.[94]         -         -         -         -           Ref.[94]         -         -         -         -           This work         100786k         436475k         13284k         -           This work         100786k         436	Ref.[94]         83232         230752         111960         107864         290815           This work         19637k         39628k         13226k         30044k         56658k           82584         230104         111248         107232         332568           Ref.[94]         35245k         72595k         21851k         53705k         103777k           112008         284064         111960         140744         394720           This work         22977k         43196k         13226k         34448k         61533k           111360         283424         111312         140096         394080           Ref.[94]         46043k         85151k         21849k         68019k         108992k           This work         164328         377292         111944         201180         504332           This work         28808k         50052k         13226k         42113k         67363k           Ref.[94]         111445k         199892k         21852k         -         -           This work         76364k         129326k         13226k         105337k         295197k           Ref.[94]         -         -         -         -         -	Ref.[94]         83232         230752         111960         107864         290815         144800           This work         19637k         39628k         13226k         30044k         56658k         21460k           Ref.[94]         35245k         72595k         21851k         53705k         103777k         35858k           This work         112008         284064         111960         140744         394720         144800           This work         22977k         43196k         13226k         34448k         61533k         21458k           This work         111360         283424         111312         140096         394080         144112           Ref.[94]         46043k         85151k         21849k         68019k         108992k         35859k           This work         28808k         50052k         13226k         42113k         67363k         21460k           This work         164352         262143         111312         201172         504324         144152           Ref.[94]         111445k         199892k         21852k         -         -         -           This work         76364k         129326k         13226k         105337k         295197k	Ref.[94]         83232         230752         111960         107864         290815         144800         140704           This work         19637k         39628k         13226k         30044k         56658k         21460k         47631k           Ref.[94]         35245k         72595k         21851k         53705k         103777k         35858k         85407k           Ref.[94]         112008         284064         111960         140744         394720         144800         181660           This work         111360         283424         111312         140096         394080         144112         181120           Ref.[94]         46043k         85151k         21849k         68019k         108992k         35859k         -           This work         164328         377292         111944         201180         504332         144800         -           This work         164352         262143         111312         201172         504324         144152         192956           Ref.[94]         111445k         199892k         21852k         -         -         -         -         -           This work         76364k         129326k         13226k         105337k <td>Ref.[94]         83232         230752         111960         107864         290815         144800         140704         505320           This work         19637k         39628k         13226k         30044k         56658k         21460k         47631k         79214k           82584         230104         111248         107232         332568         144152         140040         504664           Ref.[94]         35245k         72595k         21851k         53705k         103777k         35858k         85407k         136329k           This work         112008         284064         111960         140744         394720         144800         181660         583208           This work         111360         283424         111312         140096         394080         144112         181120         574328           Ref.[94]         46043k         85151k         21849k         68019k         108992k         35859k         -         -           This work         28808k         50052k         13226k         42113k         67363k         21460k         64766k         216313k           Ref.[94]         111445k         199892k         21852k         -         -         -</td>	Ref.[94]         83232         230752         111960         107864         290815         144800         140704         505320           This work         19637k         39628k         13226k         30044k         56658k         21460k         47631k         79214k           82584         230104         111248         107232         332568         144152         140040         504664           Ref.[94]         35245k         72595k         21851k         53705k         103777k         35858k         85407k         136329k           This work         112008         284064         111960         140744         394720         144800         181660         583208           This work         111360         283424         111312         140096         394080         144112         181120         574328           Ref.[94]         46043k         85151k         21849k         68019k         108992k         35859k         -         -           This work         28808k         50052k         13226k         42113k         67363k         21460k         64766k         216313k           Ref.[94]         111445k         199892k         21852k         -         -         -	

<sup>&</sup>quot;The first row of each entry indicates the cycle count and the second row refers to stack usage





# **Conclusions and Publications**

5.1 Conclusions

5.2 Publications

## **5.1 Conclusions**



- ☐ Theoretical improvements: Improved Plantard Arithmetic
- ➤ We proposed an **improved Plantard arithmetic** tailored for LBC.
- ➤ It has excellent merits over the original Plantard, Montgomery, and Barrett arithmetic.
- ☐ Implementation improvements: Efficient, lightweight and secure LBC
- ➤ We explored various optimizations for the improved Plantard arithmetic, NTT, Keccak, Kyber, NTTRU, Dilithium and side-channel secure masking-friendly Raccoon implementation on three IoT devices.
- ➤ All implementations are **open-source** and some of them have been merged into the NIST's official repository **pqm4.** 
  - ► <a href="https://github.com/UIC-ESLAS/ImprovedPlantardArithmetic">https://github.com/UIC-ESLAS/ImprovedPlantardArithmetic</a>
  - https://github.com/UIC-ESLAS/Kyber RV M3
  - https://github.com/UIC-ESLAS/Dilithium-Multi-Moduli
  - https://github.com/JunhaoHuang/pqm4

### **5.2 Publications**



[1] **Junhao Huang**, Jipeng Zhang, Haosong Zhao, Zhe Liu, Ray C. C. Cheung, Çetin Kaya Koç, Donglong Chen\*. Improved Plantard Arithmetic for Lattice-based Cryptography[J]. *IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)*, 2022, 2022(4).

#### (CCF-B & Top-tier Conference in Cryptographic Engineering)

[2] **Junhao Huang**, Haosong Zhao, Jipeng Zhang, Wangchen Dai, Lu Zhou, Ray CC Cheung, Cetin Kaya Koc, Donglong Chen\*. Yet another Improvement of Plantard Arithmetic for Faster Kyber on Low-end 32-bit IoT Devices[J]. *IEEE Transactions on Information Forensics & Security (TIFS)*, 2024. (CCF-A & Top-tier Journal in Security)

[3] **Junhao Huang**, Alexandre Adomnicăi, Jipeng Zhang, Wangchen Dai, Yao Liu, Ray CC Cheung, Cetin Kaya Koc, Donglong Chen\*. Revisiting Keccak and Dilithium Implementations on ARMv7-M. *IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)*, 2024, 2024(2).

#### (CCF-B & Top-tier Conference in Cryptographic Engineering)

[4] **Junhao Huang**, Jipeng Zhang, Weijia Wang, Xuan Yu, Donglong Chen, Efficient High-order Masking Raccoon on Memory Constrained Devices[J]. (In Submission)

## **5.2 Publications**



[5] Jipeng Zhang, **Junhao Huang**, Lirui Zhao, Donglong Chen, Cetin Kaya Koc, ENG25519: Faster TLS 1.3 handshake using optimized X25519 and Ed25519[C], *Usenix Security*, 2024.

#### (CCF-A & Top-tier Conference in Security)

[6] Haosong Zhao, **Junhao Huang**, Zihang Chen, Kunxiong Zhu, Donglong Chen, Zhuoran Ji, Hongyuan Liu, VESTA: A Secure and Efficient FHE-based Three-Party Vectorized Evaluation System for Tree Aggregation Models[C], *ACM SIGMETRICS*, 2025.

#### (CCF-B Flagship Conference in SIGMETRICS Community)

[7] Zewen Ye, **Junhao Huang**, Tianshun Huang, Yudan Bai, Jinze Li, Hao Zhang, Guangyan Li, Donglong Chen, Ray CC Cheung, Kejie Huang, PQNTRU: Acceleration of NTRU-based Schemes via Customized Post-Quantum Processor[J], *IEEE Transactions on Computers (TC)*, 2025.

#### (CCF-A Flagship Journal)

[8] Jipeng Zhang, Yuxing Yan, **Junhao Huang**, Cetin Kaya Koc\*. Optimized Software Implementation of Keccak, Kyber, and Dilithium on RV {32,64}-IM{B}{V}[J]. *IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES)*, 2025, 2025(1).

#### (CCF-B & Top-tier Conference in Cryptographic Engineering)





Thanks for listening!

Look forward to interesting questions and discussions!

